

256 Bit Commercial Industrial

Nonvolatile Static RAM


FEATURES

- Single 5V Supply
- Fully TTL Compatible
- Infinite E²PROM Array Recall, RAM Read and Write Cycles
- Access Time of 300 ns Max.
- Nonvolatile Store Inhibit: V_{CC} = 3V Typical
- High Reliability
 - -Store Cycles: 100,000
- -Data Retention: 100 Years
- JEDEC Standard 18-Pin Package

DESCRIPTION

The Xicor X2210 is a 64 x 4 NOVRAM featuring a high-speed static RAM overlaid bit-for-bit with a nonvolatile E²PROM. The X2210 is fabricated with the same reliable N-channel floating gate MOS technology used

PIN CONFIGURATION



0045-1

PIN NAMES


A ₀ -A ₅	Address Inputs
A ₀ -A ₅ I/O ₁ -I/O ₄	Data Inputs/Outputs
WE	Write Enable
CS	Chip Select
ARRAY RECALL	Array Recall
STORE	Store
V _{CC}	+ 5V
V _{SS}	Ground
NC	No Connect

in all Xicor 5V nonvolatile memories. The X2210 features the JEDEC approved pinout for 4-bit-wide memories, compatible with industry standard RAMs.

The NOVRAM design allows data to be easily transferred from RAM to E²PROM (store) and from E²PROM to RAM (recall). The store operation is completed in 10 ms or less and the recall is typically completed in 1 μ s.

Xicor NOVRAMs are designed for unlimited write operations to RAM, either from the host or recalls from $E^{2}PROM$. The $E^{2}PROM$ array is designed for a minimum 100,000 store cycles and inherent data retention is specified to be greater than 100 years. Refer to RR-520 and RR-515 for details on Xicor nonvolatile memory endurance and data retention characteristics.

FUNCTIONAL DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias X2210	
Storage Temperature -65°C to +150°C	
Voltage on any Pin with Respect to Ground	
Lead Temperature (Soldering, 10 Seconds)	

D.C. OPERATING CHARACTERISTICS

X2210 T_A = 0°C to +70°C, V_{CC} = +5V ±10%, unless otherwise specified. X2210I T_A = -40°C to +85°C, V_{CC} = +5V ±10%, unless otherwise specified.

Symbol	Parameter	X22	10 Limits	X22	101 Limits	Units	Test Conditions
eynibel	i ulullotoi	Min.	Max.	Min.	Max.	Onits	
lcc	Power Supply Current		50		55	mA	All inputs = V_{CC} $I_{I/O} = 0 \text{ mA}$
ILI	Input Load Current		10		10	μA	$V_{IN} = GND$ to V_{CC}
LO	Output Leakage Current		10		10	μΑ	$V_{OUT} = GND$ to V_{CC}
V _{IL} (2)	Input Low Voltage	- 1.0	0.8	-1.0	0.8	V	
V _{IH} (2)	Input High Voltage	2.0	V _{CC} + 1.0	2.0	V _{CC} + 1.0	V	
V _{OL}	Output Low Voltage		0.4		0.4	v	I _{OL} = 4.2 mA
V _{OH}	Output High Voltage	2.4		2.4		v	$I_{OH} = -2 mA$

*COMMENT

ENDURANCE AND DATA RETENTION

Parameter	Min.	Units	Conditions
Endurance	10,000	Data Changes Per Bit	Xicor Reliability Reports RR-520 and RR-504
Store Cycles	100,000	Store Cycles	Xicor Reliability Reports RR-520 and RR-504
Data Retention	100	Years	Xicor Reliability Report RR-515

CAPACITANCE $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = 5V$

Symbol	Test	Max.	Units	Conditions
C _{I/O} (1)	Input/Output Capacitance	8	pF	$V_{I/O} = 0V$
C _{IN} ⁽¹⁾	Input Capacitance	6	pF	$V_{IN} = 0V$

Notes: (1) This parameter is periodically sampled and not 100% tested.

(2) VIL min. and VIH max. are for reference only and are not tested.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

A.C. CONDITIONS OF TEST

Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times	10 ns
Input and Output Timing Levels	1.5V
Output Load	1 TTL Gate and $C_L = 100 \text{ pF}$

MODE SELECTION

		Inputs		Input Output	Mode
<u>CS</u>	WE	ARRAY RECALL	STORE	1/0	Mode
н	х	Н	н	Output High Z	Not Selected ⁽³⁾
L	Н	Н	Н	Output Data	Read RAM
L	L	н	н	Input Data High	Write "1" RAM
L	L	Н	н	Input Data Low	Write "0" RAM
Х	Ξ	L	н	Output High Z	Array Recall
Τ	Х	L	н	Output High Z	Array Recall
×	н	н	L	Output High Z	Nonvolatile Storing(4)
Η	X	Н	L	Output High Z	Nonvolatile Storing(4)


A.C. CHARACTERISTICS

X2210 T_A = 0°C to +70°C, V_{CC} = +5V ±10%, unless otherwise specified. X2210I T_A = -40°C to +85°C, V_{CC} = +5V ±10%, unless otherwise specified.

Read Cycle Limits

Symbol	Parameter	Min.	Max.	Units
^t RC	Read Cycle Time	300		ns
t _A	Access Time		300	ns
t _{CO}	Chip Select to Output Valid		200	ns
t _{OH}	Output Hold from Address Change	50		ns
t _{LZ} (5)	Chip Select to Output in Low Z	10		ns
t _{HZ} (5)	Chip Deselect to Output in High Z	10	100	ns

Read Cycle



Notes: (3) Chip is deselected but may be automatically completing a store cycle.


(4) <u>STORE</u> = L is required only to initiate the store cycle, after which the store cycle will be automatically completed (STORE = X).

(5) t_{LZ} min. and t_{HZ} min. are periodically sampled and not 100% tested.

Write Cycle Limits


Symbol	Parameter		Min.	Max.	Units
t _{WC}	Write Cycle Time		300		ns
t _{CW}	Chip Select to End of	Write	150		ns
t _{AS}	Address Setup Time		50		ns
twp	Write Pulse Width		150		ns
t _{WR}	Write Recovery Time		25		ns
t _{DW}	Data Valid to End of V	Write	100		ns
t _{DH}	Data Hold Time	X2210	0		ns
		X2210I	20		ns
t _{WZ}	Write Enable to Output in High Z		10	100	ns
tow	Output Active from E	nd of Write	10		ns

Write Cycle



X2210, X2210I


Early Write Cycle



Store Cycle Limits

Symbol	Parameter	Min.	Max.	Units
t _{STC}	Store Time		10	ms
tSTP	Store Pulse Width	100		ns
tstz	Store to Output in High Z		500	ns
tOST	Output Active from End of Store	10	· · · · · · · · · · · · · · · · · · ·	ns


Store Cycle



Array Recall Cycle Limits

Symbol	Parameter	Min.	Max.	Units
t _{RCC}	Array Recall Cycle Time	1200		ns
^t RCP	Recall Pulse Width ⁽⁶⁾			ns
t _{RCZ}	Recall to Output in High Z		150	ns
torc	tORC Output Active from End of Recall			ns
tARC	Recalled Data Access Time from End of Recall		750	ns

Array Recall Cycle



Note: (6) Array Recall rise time must be less than 1 µs.

PIN DESCRIPTIONS AND DEVICE OPERATION

Addresses (A₀-A₅)

The address inputs select a 4-bit memory location during a read or write operation.

Chip Select (CS)

The Chip Select input must be LOW to enable read/ write operations with the RAM array. \overline{CS} HIGH will place the I/O pins in the high impedance state.

Write Enable (WE)

The Write Enable input controls the I/O buffers, determining whether a RAM read or write operation is enabled. $\overline{\text{WE}}$ HIGH enables a read and $\overline{\text{WE}}$ LOW enables a write.

Data In/Data Out (I/O1-I/O4)

Data is written to or read from the X2210 through the I/O pins. The I/O pins are placed in the high impedance state when either \overline{CS} is HIGH or during either a store or recall operation.

STORE

The STORE input, when LOW, will initiate the transfer of the entire contents of the RAM array to the E²PROM array. The WE and ARRAY RECALL inputs are inhibited during the store cycle. The store operation will be completed in 10 ms or less.

A store operation has priority over RAM read/write operations. If STORE is asserted during a read operation, the read will be discontinued. If STORE is asserted during a RAM write operation, the write will be immediately terminated and the store performed. The data at the RAM address that was being written will be unknown in both the RAM and E²PROM.

ARRAY RECALL

The ARRAY RECALL input, when LOW, will initiate the transfer of the entire contents of the E²PROM array to the RAM array. The transfer of data will typically be completed in 1 μ s or less.

An array recall has priority over RAM read/write operations and will terminate both operations when ARRAY RECALL is asserted. ARRAY RECALL LOW will also inhibit the STORE input.

WRITE PROTECTION

The X2210 has three write protect features that are employed to protect the contents of the nonvolatile memory.

- V_{CC} Sense—All functions are inhibited when V_{CC} is \leq 3V, typically.
- Write Inhibit—Holding either STORE HIGH or ARRAY RECALL LOW during power-up or power-down will prevent an inadvertent store operation and E²PROM data integrity will be maintained. It should be noted; whichever method is employed, all control inputs should be stable and the device deselected prior to release of the controlling protection signal.
- Noise Protection—A STORE pulse of less than 20 ns (typical) will *not* initiate a store cycle.

Part Number	Store Cycles	Data Changes Per Bit
X2210 X2210I	10,000	1,000
X2210/5 X2210I/5	50,000	5,000
X2210/10 X2210I/10	100,000	10,000

SYMBOL TABLE

WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
	May change from Low to High	Will change from Low to High
	May change from High to Low	Will change from High to Low
XXXXX	Don't Care : Changes Allowed	Changing : State Not Known
	N/A	Center Line is High Impedance

1

X2210, X2210I

